Implementation of silicon-on-glass MEMS devices with embedded through-wafer silicon vias using the glass reflow process for wafer-level packaging and 3D chip integration
نویسندگان
چکیده
This study presents a novel system architecture to implement silicon-on-glass (SOG) MEMS devices on Si–glass compound substrate with embedded silicon vias. Thus, the 3D integration of MEMS devices can be accomplished by means of through-wafer silicon vias. The silicon vias connecting to the pads of devices are embedded inside the Pyrex glass. Parasitic capacitance for both vias and microstructures is decreased and mismatch of coefficient of thermal expansion (CTE) is reduced. In applications, the glass reflow process together with the SOG micromachining processes were employed to implement the presented concept. Successful driving of the resonator through the silicon vias is demonstrated. The wafer-level hermetic packaging can be further achieved by anodic bonding of a Pyrex7740 wafer. Hermeticity of the packaged device performed by helium leak test satisfied MIL-STD-883E. The packaged SOG device is SMT (surface mount technology) compatible and ready for 3D microsystem integration. (Some figures in this article are in colour only in the electronic version)
منابع مشابه
Design Rules for Wafer Level Packaging of MEMS, CMOS-MEMS Integration, and Smart Systems using Anodic Bonding and Lateral Feedthroughs
The advantages of wafer level packaging (WLP) are widely recognized across a range of applications MEMS, IC’s Smart systems, CMOS-MEMS integration, System on Chip (SoC), Package in Package (PiP), Package on Package (PoP ) etc. Key benefits include true chip-size package, reduced cost of interconnects (by creating at wafer-level rather than back-end chip-scale packaging), and minimising test and...
متن کاملFabrication and Characterization of a New MEMS Capacitive Microphone using Perforated Diaphragm
In this paper, a novel single-chip MEMS capacitive microphone is presented. The novelties of this method relies on the moveable aluminum (Al) diaphragm positioned over the backplate electrode, where the diaphragm includes a plurality of holes to allow the air in the gap between the electrode and diaphragm to escape and thus reduce acoustical damping in the microphone. Spin-on-glass (SOG) was us...
متن کاملParasitic Effects Reduction for Wafer-Level Packaging of RF-Mems
In RF-MEMS packaging, next to the protection of movable structures, optimization of package electrical performance plays a very important role. In this work, a wafer-level packaging process has been investigated and optimized in order to minimize electrical parasitic effects. The package concept used is based on a wafer-level bonding of a capping silicon substrate with throughsubstrate intercon...
متن کاملHeterogeneous 3D Integration and Packaging Technologies for Nano-Electromechanical Systems
Three-dimensional (3D) integration of microand nano-electromechanical systems (MEMS/NEMS) with integrated circuits (ICs) is an emerging technology that offers great advantages over conventional state-of-the-art microelectronics. MEMS and NEMS are most commonly employed as sensor and actuator components that enable a vast array of functionalities typically not attainable by conventional ICs. 3D ...
متن کاملThree-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art
Three-dimensional (3D) packaging with through-silicon-vias (TSVs) is an emerging technology featuring smaller package size, higher interconnection density, and better performance; 2.5D packaging using silicon interposers with TSVs is an incremental step toward 3D packaging. Formation of TSVs and interconnection between chips and/or wafers are two key enabling technologies for 3D and 2.5D packag...
متن کامل